/
Independent academic archive · Rights remain with the original publishers · Streamed via YouTube
Play15s30s1x0:00/--:--
DoneWatched
Expand
Independent academic archive · Rights remain with the original publishers · Streamed via YouTube

Type below to lock the video timestamp, or press S to capture a slide.
Covers the principles of multiplexers and sequential logic, including flip-flops and registers, essential for understanding the state and control flow in RISC-V processor design.
Lecturer
Marco Spaziani Brunella is a lecturer at Siliscale, focusing on digital logic design, including multiplexers and sequential logic.